

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

Page



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/667,122      | 09/21/2000  | William C. Moyer     | SC11306TH           | 9170             |

7590 06/16/2004

Motorola Inc  
Austin Intellectual Property Law Section  
MD TX32/PL02  
7700 West Parmer Lane  
Austin, TX 78729

|          |
|----------|
| EXAMINER |
|----------|

HUISMAN, DAVID J

|          |              |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2183

DATE MAILED: 06/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/667,122

Applicant(s)

MOYER ET AL.

Examiner

David J. Huisman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 30 April 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 September 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

1. Claims 1-22 have been examined.

#### ***Papers Submitted***

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as received on 4/30/2004.

#### ***Withdrawn Rejections***

3. Applicant's arguments directed toward the Samra/Oh rejections of claims 1-9 have been fully considered and are found persuasive. Therefore, the Samra/Oh rejections for claims 1-9 are hereby withdrawn by the examiner.

#### ***Maintained Rejections***

4. Applicant has failed to overcome the Samra/Oh rejections for claims 13-17 and the Hennessy/Kromer rejections for claims 1-14 and 18-22 set forth in the previous Office Action. Consequently, these rejections are respectfully maintained by the examiner and copied below for applicant's convenience.

#### ***Maintained Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

Art Unit: 2183

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 10 and 18-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Kromer, III, U.S. Patent No. 4,541,045 (herein referred to as Kromer).

7. Referring to claim 10, Kromer has taught a processing system for fetching instructions and data, comprising:

a) an address bus for providing a current address for retrieving a first instruction, a previous address for retrieving a second instruction, and a data address for retrieving data, wherein the data address occurs before the current address and after the previous address. See Fig. 1, address bus 11, and also Fig. 2A. Note from Fig. 2A, that a current address 3 is provided, a previous address 2 is provided, and a data address  $AD_0$  occurs before the current address and after the previous address.

b) a data bus for retrieving the first and second instructions and the data. See Fig. 1, and notice instruction/data bus 13. From Fig. 2A, it can be seen that this bus receives instructions and data ( $I_0, I_1, D_0, D_1 \dots$ ).

c) a fetch unit, coupled to the address bus and the data bus, for generating a first sequence signal that when asserted for the current address indicates that the current address is sequential to the previous address and when negated indicates that the current address may not be sequential to the previous address. From Fig. 1, it should be noted that all components within the system are interconnected, which include the fetch unit (which mainly comprises components 11, 15, 17, and 19). In addition, see Fig. 2A and note that instruction addresses (0, 1, 2...81, 82, 83) and data addresses ( $AD_0, AD_1 \dots AD_5$ ) are provided on the address bus. As can be seen from the addresses on the address bus, the instruction addresses are sequential until a branch is

Art Unit: 2183

encountered. For as long as the instruction addresses are sequential, signal VALID +.5 (Fig.2C) remains high. However, a branch instruction, when taken or unconditional, inherently changes program flow. For instance, looking at Fig.3, the branch (jump) instruction (which comprises instructions 3 and 4) causes the program to jump to address 80, as opposed to sequentially fetching the next instruction. This jump is also illustrated in Fig.2A (notice how address 80 follows address 5). From column 7, line 58, to column 8, line 18, it is disclosed that the VALID +.5 signal goes low when the branch destination (80) is encountered, in this case for instruction I<sub>4</sub>. This is seen in Fig.2C. Therefore, when VALID +.5 is negated, this signal indicates that a branch has been encountered and the current instruction address is may not be sequential to a previous instruction address (as shown in Fig.2A and Fig.2C).

8. Referring to claim 18, Kromer has taught a processing unit comprising:

a) an execution unit. See Fig.1, component 41. In addition, it should be realized that most, if not all, of the components shown in Fig.1 can be considered an execution unit, since each component works together in order to execute instructions.

b) a decode control unit. See Fig.1, components 29 and 37.

c) a fetch unit, coupled to the execution unit and the decode unit, for providing instruction and data addresses on an address bus and providing a first sequence signal that indicates if a current instruction address is sequential to a previous instruction address even if a data address is provided between the current instruction address and the previous instruction address. From Fig.1, it should be noted that all components within the system are interconnected, which include the fetch unit (which mainly comprises components 11, 15, 17, and 19). In addition, see Fig.2A and note that instruction addresses (0, 1, 2...81, 82, 83) and data addresses (AD<sub>0</sub>, AD<sub>1</sub>...AD<sub>5</sub>)

Art Unit: 2183

are provided on the address bus. As can be seen from the addresses on the address bus, the instruction addresses are sequential until a branch is encountered. A branch, when taken or unconditional, inherently changes program flow. For instance, looking at Fig.3, the branch (jump) instruction (which comprises instructions 3 and 4) causes the program to jump to address 80, as opposed to sequentially fetching the next instruction. This jump is also illustrated in Fig.2A (notice how address 80 follows address 5). From column 7, line 58, to column 8, line 18, it is disclosed that the VALID +.5 signal goes low when the branch destination (80) is encountered, in this case for instruction I<sub>4</sub>. This is seen in Fig.2C. Therefore, when VALID +.5 is high, this signal indicates that a branch has not been encountered and the current instruction address is sequential to a previous instruction address (as shown in Fig.2A and Fig.2C). And, this holds true even if a data address is provided between the current instruction address and the previous instruction address, because from Fig.2A, sequential instruction addresses are provided even with data addresses in between them. For instance, between sequential instruction addresses 2 and 3, data address AD<sub>0</sub> is provided. And, recall that the first sequence signal (VALID +.5) being at a high level denotes sequential instruction addressing.

9. Referring to claim 19, Kromer has taught a processing unit as described in claim 18. Kromer has further taught that the execution unit comprises a condition generator that provides a branch condition signal to the fetch unit. Again, recall the VALID +.5 signal shown in Fig.2C. As previously discussed, this signal goes low when a branch instruction is encountered. Therefore, when a branch is encountered, a condition generator will generate the appropriate VALID +.5 signal (this is inherent because the signal must be generated by something). This signal is then used by the fetch unit to fetch an instruction at a non-sequential address. And, this

Art Unit: 2183

signal is considered to be a branch condition signal because it makes components aware of the state (condition or mode) of the system, i.e., branch mode.

10. Referring to claim 20, Kromer has taught a processing unit as described in claim 19.

Kromer has further taught that the decode control unit provides a branch decode signal and a load/store signal to the fetch unit. See Fig. 1, signal 30, which is a decode signal (it comes from the decoder). This signal is used to control the program counter in branching (jump) situations (column 2, lines 62-63). In addition, a load/store signal is also provided by the same decoder.

See the WRITE signal 60 in Fig. 1. In column 3, lines 21-27, Kromer has taught that this signal is used to indicate a store.

11. Claims 13-14 and 22 are rejected under 35 U.S.C. 102(b) as being anticipated by Hennessy and Patterson, Computer Architecture - A Quantitative Approach, 2<sup>nd</sup> Edition, 1996 (herein referred to as Hennessy).

12. Referring to claim 13, Hennessy has taught a processing system comprising:

a) an execution unit. Note that the pipeline illustrated in Figure 3.2 on page 132 has an execution stage (EX). In order to perform execution, an execution unit must inherently exist.

b) a decode control unit. Note that the pipeline on page 132 has an instruction decode stage (ID). In order to perform decoding, a decode control unit must inherently exist.

c) a fetch unit, coupled to the execution unit and the decode control unit, for providing addresses on an address bus which may be sequential and providing a first sequence signal which indicates if a current address may be sequential to a previous address and a second sequence signal which indicates if the current address is sequential to the previous address. See page 163 and note that



Art Unit: 2183

the fetch unit (in the fetch stage of the pipeline – IF) is connected to components in the other stages (ID and EX). In addition, Hennessy has disclosed the basic concept of branch prediction on pages 262-264 and 275. In essence, when a branch instruction is encountered (previous instruction address), a prediction is made as to whether the branch will be taken (next instruction address is not sequential to the branch instruction address) or not taken (next instruction address is sequential to the branch instruction address). This branch prediction is the first sequence signal in that it indicates if a current address may be sequential to a previous address. For example, if a branch is predicted not taken, then the current address may be sequential to the previous address. It may be sequential because this is merely a prediction and the actual address is not known yet. However, once it is officially determined whether the branch will be taken or not, the second sequence signal will be given (that is, the signal which represents the actual outcome of the branch). If the branch is not taken, then the signal will indicate that the current address is sequential to the previous address. This signal would be used to verify the prediction. If the prediction was incorrect, then corrective measures would need to be taken.

13. Referring to claim 14, Hennessy has taught a processing system as described in claim 13. Hennessy has further taught that if the second sequence signal indicates that the current address is not sequential to the previous address, the first sequence signal indicates that the current address may not be sequential to the previous address prior to the second sequence signal indicating that the current address is not sequential to the previous address. Looking at pages 262-264 and 275 of Hennessy, it should be realized that if the branch is actually taken, the second sequence signal (actual outcome signal) will indicate that the current address is not sequential to the previous address. If the branch were predicted taken, then the first sequence

Art Unit: 2183

signal (prediction signal) would indicate that the current address may not be sequential to the previous address. And, it should be realized that the first sequence signal will indicate before the second signal indicates since a branch prediction precedes a branch actual outcome.

14. Referring to claim 22, Hennessy has taught a processing unit as described in claim 14. Furthermore, it is inherent that the second sequence signal, which represents the actual branch outcome, is provided in response to resolving a branch condition code. This is because a conditional branch's outcome, which is the type of branch that is predicted, is dependent on resolving a condition code.

***Maintained Claim Rejections - 35 USC § 103***

15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

16. Claims 13-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Samra, U.S. Patent No. 6,275,926, in view of Oh, U.S. Patent No. 5,594,765.

17. Referring to claim 13, Samra has taught a processing system comprising:

- a) an execution unit. See Fig.2, components 255, 260, 265, and 270.
- b) a decode control unit. See Fig.2, component 230.
- c) Samra has not taught a fetch unit, coupled to the execution unit and the decode control unit, for providing addresses on an address bus which may be sequential and providing a first sequence signal which indicates if a current address may be sequential to a previous address.

Art Unit: 2183

However, Oh has taught such a signal in a counter system used in conjunction with an SDRAM, which is a type of memory that can be found in Samra's system (see column 4, lines 30-35). A person of ordinary skill in the art would have recognized that Oh's system would allow Samra to incorporate burst transfers between the CPU and memory through use of a single address, thereby reducing activity on the address bus since all subsequent addresses are generated from the original address. This automatic address generation also results in higher speeds since the CPU does not have to generate a new address for each memory access. As a result it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Samra's system with that of Oh in order to allow Samra to take advantage of burst transfers. Regarding the first signal, Oh's system includes a signal "LATCH," which denotes the beginning of a burst cycle. See column 3, lines 38-39 and Fig. 7. This signal indicates that the current address (being some address generated during burst mode) may be sequential to the previous address because the burst mode may be set such that an access is occurring in sequential mode.

d) Samra has not taught a unit for providing a second sequence signal which indicates if the current address is sequential to the previous address. However, Oh has taught a second signal "seq\_int#," which specifies either sequential or non-sequential (interleaved) burst mode. See column 1, lines 11-18, and column 3, lines 16-21. This signal, when asserted, will indicate that sequential mode has been selected. In this situation, the current address will be sequential with respect to the previous address.

18. Referring to claim 14, Samra in view of Oh has taught a processing system as described in claim 13. Oh has further taught that if the second sequence signal indicates that the current address is not sequential to the previous address, the first sequence signal indicates that the

Art Unit: 2183

current address may not be sequential to the previous address prior to the second sequence signal indicating that the current address is not sequential to the previous address.. It should be noted that in order to be in sequential or interleaved burst mode, the system must first be in a general burst mode. Therefore, the first signal (LATCH) will provide an indication before the second signal (seq\_int#).

19. Referring to claim 15, Samra in view of Oh has taught a processing system as described in claim 14. Samra has not explicitly taught generating a third sequence signal which indicates if a current instruction address is sequential to a previous instruction address. However, Samra's system does perform branch prediction as shown in column 3, lines 1-8. As is known in the art of branch prediction, if a branch is predicted not-taken, then the current address (address of the instruction to be executed after the branch) will be sequential to the previous address (since the instruction following the branch, in program order, will be speculatively fetched based on the prediction). However, if it is determined that the branch direction was mispredicted, then a third signal must inherently exist which indicates that a misprediction has occurred. Such a signal may cause a pipeline flush and the fetching of the appropriate instructions, for instance. For the example where the branch was predicted not-taken, this third signal would indicate that the current instruction address is not sequential to the previous instruction address. Instead, the current address would be the branch target address.

20. Referring to claim 16, Samra in view of Oh has taught a processing system as described in claim 15. Samra has further taught that the execution unit comprises a condition generator that provides a branch condition signal to the fetch unit. See column 5, lines 1-8 and note that

Art Unit: 2183

the execution unit 255 provides flags (conditions) which are used to determine whether or not a branch is taken.

21. Referring to claim 17, Samra in view of Oh has taught a processing system as described in claim 16. Samra has further taught that the decode control unit provides a branch decode signal and a load/store signal to the fetch unit. For instance, see Fig.2 and note that the branch unit 270 and load-store unit 265 receive decoded information sent along by the decoder 230. Furthermore, it is inherent that if a branch is to be executed then a branch decode signal will be provided. Likewise, if a load/store is to be executed, then the appropriate signal should be provided. These signals direct the operation of the appropriate execution units.

22. Claims 1-9 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hennessy, as applied above, in view of Kromer, as applied above.

23. Referring to claim 1, Hennessy has taught a processing system for accessing memory, comprising:

a) an address bus for providing a current address and a previous address to memory. It is inherent that such a bus exists within a system. In general, when executing a program, address after address is presented on an address bus (this would include current and previous addresses) in order to fetch instructions and/or data.

b) a data bus for receiving information from memory. This is another inherent component. A data bus must exist such that data can be transferred to and from memory in response to an address on the address bus.

Art Unit: 2183

c) generating a first sequence signal that when negated indicates that the current address may not be sequential to the previous address. Hennessy has disclosed the basic concept of branch prediction on pages 262-264 and 275. In essence, when a branch instruction is encountered (previous instruction address), a prediction is made as to whether the branch will be taken (next instruction address is not sequential to the branch instruction address) or not taken (next instruction address is sequential to the branch instruction address). This branch prediction is the first sequence signal in that it indicates if a current address may be sequential to a previous address. For example, if a branch is predicted taken, then the current address may not be sequential to the previous address. It may not be sequential because this is merely a prediction and the actual address is not known yet.

d) generating a second sequence signal that when negated indicates that the current address is not sequential to the previous address. Once it is officially determined whether the branch will be taken or not, the second sequence signal will be given (that is, the signal which represents the actual outcome of the branch). If the branch is taken, then the signal will indicate that the current address is not sequential to the previous address. This signal would be used to verify the prediction. If the prediction was incorrect, then corrective measures would need to be taken.

e) Hennessy has not taught generating a third sequence signal that when negated indicates that the current address, if it is an instruction address, is not sequential to the previous address that was an instruction address. However, Kromer has taught such a signal. From Fig. 2A of Kromer, note that instruction addresses (0, 1, 2...81, 82, 83) are provided on the address bus. As can be seen from the addresses on the address bus, the instruction addresses are sequential until a branch is encountered. A branch, when taken or unconditional, inherently changes program flow. For

Art Unit: 2183

instance, looking at Fig. 3, the unconditional branch (jump) instruction (which comprises instructions 3 and 4) causes the program to jump to address 80, as opposed to sequentially fetching the next instruction. This jump is also illustrated in Fig. 2A (notice how address 80 follows address 5). From column 7, line 58, to column 8, line 18, it is disclosed that the VALID +.5 signal goes low when the branch destination (80) is encountered, in this case for instruction I<sub>4</sub>. This is seen in Fig. 2C. Therefore, when VALID +.5 is high, this signal indicates that a branch has not been encountered and the current instruction address is sequential to a previous instruction address (as shown in Fig. 2A and Fig. 2C). Such a signal helps synchronize operation flow so as to optimally utilize microprocessor cycles. See column 1, lines 58-61. And, although the first two signals in Hennessy deal with conditional branches, this signal would help optimization for unconditional branches (which don't rely on a condition, as the one shown in Fig. 3 of Kromer). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hennessy to include the third sequence signal (VALID +.5) as taught by Kromer, in order to increase optimization.

24. Referring to claim 2, Hennessy in view of Kromer has taught a processing unit as described in claim 1. Hennessy has further taught that if the current address is not sequential to the previous address, the first sequence signal is negated prior to the second sequence signal being negated. Looking at pages 262-264 and 275 of Hennessy, it should be realized that if the branch is actually taken, the second sequence signal (actual outcome signal) will indicate that the current address is not sequential to the previous address. If the branch were predicted taken, then the first sequence signal (prediction signal) would indicate that the current address may not be sequential to the previous address. And, it should be realized that the first sequence signal will

Art Unit: 2183

indicate before the second signal indicates since a branch prediction precedes a branch actual outcome.

25. Referring to claim 3, Hennessy has taught a processing system for accessing memory, comprising:

- a) an address bus for providing a current address and a previous address to memory. It is inherent that such a bus exists within a system. In general, when executing a program, address after address is presented on an address bus (this would include current and previous addresses) in order to fetch instructions and/or data.
- b) a data bus for receiving information from memory. This is another inherent component. A data bus must exist such that data can be transferred to and from memory in response to an address on the address bus.
- c) an execution unit which generates branch conditions and data addresses. Looking at page 134 of Hennessy, the execution stage comprises each of the components between the ID/EX and EX/MEM registers (the ALU, MUXs, zero-tester). As seen from the figure, the ALU is able to output an address which then goes to the data memory. In addition, the zero-tester generates a branch condition, i.e., in this case, it checks to see whether a value is zero or not (the condition being whether a value is zero).
- d) a decode control unit which decodes instructions. Note on page 132 that a pipeline comprises an ID stage, which stands for "instruction decode." And, in order for instruction decoding to occur, a decode control unit must exist.
- e) a fetch unit, coupled to the execution unit, the decode control unit, the address bus, and the data bus (note that the entire system on page 134, including those components in the fetch stage-



Art Unit: 2183

IF, are coupled together) for generating a first sequence signal that when negated indicates that the current address may not be sequential to the previous address. Hennessy has disclosed the basic concept of branch prediction on pages 262-264 and 275. In essence, when a branch instruction is encountered (previous instruction address), a prediction is made as to whether the branch will be taken (next instruction address is not sequential to the branch instruction address) or not taken (next instruction address is sequential to the branch instruction address). This branch prediction is the first sequence signal in that it indicates if a current address may be sequential to a previous address. For example, if a branch is predicted taken, then the current address may not be sequential to the previous address. It may not be sequential because this is merely a prediction and the actual address is not known yet.

f) Samra has not taught a unit for generating a second sequence signal that when negated indicates that the current address is not sequential to the previous address. Once it is officially determined whether the branch will be taken or not, the second sequence signal will be given (that is, the signal which represents the actual outcome of the branch). If the branch is taken, then the signal will indicate that the current address is not sequential to the previous address. This signal would be used to verify the prediction. If the prediction was incorrect, then corrective measures would need to be taken.

g) Hennessy has not explicitly taught a unit for generating a third sequence signal that when negated indicates that the current address, if it is an instruction address, is not sequential to the previous address that was an instruction address. Hennessy has not taught generating a third sequence signal that when negated indicates that the current address, if it is an instruction address, is not sequential to the previous address that was an instruction address. However,

Art Unit: 2183

Kromer has taught such a signal. From Fig.2A of Kromer, note that instruction addresses (0, 1, 2...81, 82, 83) are provided on the address bus. As can be seen from the addresses on the address bus, the instruction addresses are sequential until a branch is encountered. A branch, when taken or unconditional, inherently changes program flow. For instance, looking at Fig.3, the unconditional branch (jump) instruction (which comprises instructions 3 and 4) causes the program to jump to address 80, as opposed to sequentially fetching the next instruction. This jump is also illustrated in Fig.2A (notice how address 80 follows address 5). From column 7, line 58, to column 8, line 18, it is disclosed that the VALID +.5 signal goes low when the branch destination (80) is encountered, in this case for instruction I<sub>4</sub>. This is seen in Fig.2C. Therefore, when VALID +.5 is high, this signal indicates that a branch has not been encountered and the current instruction address is sequential to a previous instruction address (as shown in Fig.2A and Fig.2C). Such a signal helps synchronize operation flow so as to optimally utilize microprocessor cycles. See column 1, lines 58-61. And, although the first two signals in Hennessy deal with conditional branches, this signal would help optimization for unconditional branches (which don't rely on a condition, as the one shown in Fig.3 of Kromer). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Hennessy to include the third sequence signal (VALID +.5) as taught by Kromer, in order to increase optimization.

26. Referring to claim 4, Hennessy in view of Kromer has taught a processing system as described in claim 3. Furthermore, Hennessy has taught that the decode control unit comprises an instruction register. See page 127 and note that the instruction is placed in the instruction

Art Unit: 2183

register (IR) when it is fetched. The IR is accessed by the decode control unit in order to decode the instruction by fetching operands, extracting immediate values, etc.

27. Referring to claim 5, Hennessy in view of Kromer has taught a processing system as described in claim 4. Furthermore, Hennessy has taught an address control unit, coupled to the decode unit and the execution unit, for receiving a branch condition signal (note that the branch condition signal is used to control a MUX in the fetch stage) and a branch decode signal (it is inherent that a branch decode signal is produced so that appropriate instruction fetching occurs) and a load/store signal (again this is inherent because the system must know when it will perform a load or store) and for providing the first, second, and third sequence signals (from the rejection of claim 3 above, it has been explained that Hennessy in view of Kromer produce such signals).

28. Referring to claim 6, Hennessy in view of Kromer has taught a processing system as described in claim 5. Hennessy has further taught that the execution unit comprises a condition generator that provides the branch condition signal. See page 134, and note the zero-tester is a condition generator. It generates a condition (whether data is 0 or not) and provides the appropriate branching signal which is sent back to the fetch stage.

29. Referring to claim 7, Hennessy in view of Kromer has taught a processing system as described in claim 5. Hennessy has further taught that the execution unit comprises a data address generator which provides a data address signal to the fetch unit. Note on page 134 that the output of the ALU is sent back to the fetch stage as an input into the MUX. This output is an address since it is used to address memory in the MEM (memory) stage.

30. Referring to claims 8 and 9, Hennessy in view of Kromer has taught a processing system as described in claims 7 and 3, respectively. Furthermore, Hennessy has taught that if the current

Art Unit: 2183

address is not sequential to the previous address, the first sequence signal is negated prior to the second sequence signal being negated. Looking at pages 262-264 and 275 of Hennessy, it should be realized that if the branch is actually taken, the second sequence signal (actual outcome signal) will indicate that the current address is not sequential to the previous address. If the branch were predicted taken, then the first sequence signal (prediction signal) would indicate that the current address may not be sequential to the previous address. And, it should be realized that the first sequence signal will indicate before the second signal indicates since a branch prediction precedes a branch actual outcome.

31. Referring to claim 21, Hennessy in view of Kromer has taught a processing unit as described in claim 2. Furthermore, it is inherent that the second sequence signal, which represents the actual branch outcome, is negated in response to resolving a branch condition code. This is because a conditional branch's outcome, which is the type of branch that is predicted, is dependent on resolving a condition code.

32. Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kromer, as applied above.

33. Referring to claim 11, Kromer has taught a processing system as described in claim 10. Kromer has further taught:

a) an address control unit for receiving a branch decode signal. See Fig. 1, signal 30, which is a decode signal (it comes from the decoder). This signal is used to control the program counter in branching (jump) situations (column 2, lines 62-63).

Art Unit: 2183

b) the unit receives a load/store signal. See the WRITE signal 60 in Fig.1. In column 3, lines 21-27, Kromer has taught that this signal is used to indicate a store. In addition, the unit will provide the first sequence signal VALID +.5 as shown in Fig.2C.

c) Kromer has not explicitly taught that the unit receives a branch condition. However, Official Notice is taken that conditional branches and their advantages are well known, accepted, and expected in the art. These branches allow for more flexibility in that the program has the ability to branch based on whether a particular condition is met. For instance, you may want to perform a first task if an addition result equals 0 and a second task if an addition result is not zero.

Conditional branches allow for such flexibility. And, it should be realized that conditional branches are dependent on conditions. Therefore, with conditional branches, a branch condition must inherently be received in order to determine if the branch is taken or not taken. As a result, in order to achieve the increased flexibility of conditional branching, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement conditional branches, whereby branch conditions are received.

34. Referring to claim 12, Kromer has taught a processing system as described in claim 11.

a) Kromer has further taught a decode control unit which provides the branch decode signal and the load/store signal. See Fig.1, signal 30, which is a decode signal (it comes from the decoder). This signal is used to control the program counter in branching (jump) situations (column 2, lines 62-63). In addition, a load/store signal is also provided by the same decoder. See the WRITE signal 60 in Fig.1. In column 3, lines 21-27, Kromer has taught that this signal is used to indicate a store.

Art Unit: 2183

b) Kromer has not explicitly taught an execution unit which provides the branch condition.

However, Official Notice is taken that execution units provide branch conditions. A well known branch instruction is of the type "beq," which corresponds to "branch if the result is zero." To determine if the result is 0, the execution unit will provide the result (i.e., the branch condition).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to have an execution unit that provides a branch condition.

### *Response to Arguments*

35. Applicant's arguments, filed on April 30, 2004, with respect to the Samra/Oh rejections for claims 1-9 have been fully considered and are persuasive. Therefore, the Samra/Oh rejections of claims 1-9 have been withdrawn by the examiner.

36. Applicant argues the novelty/rejection of claim 1 on pages 10-11 of the remarks, in substance that:

"...However, this [second] signal occurs with respect to a later address, i.e., when the branch instruction is actually resolved; therefore, it does not indicate that the current address is not sequential to the previous one. That is, it is no longer the current address but it is a subsequent address. However, as discussed above, claim 1 claims generating the first and second sequence signals with respect to the current address."

"Regardless of how a branch is predicted, the next address fetched is known and it will either be sequential or non-sequential, depending on if the branch is predicted taken or not. That is, even though the actual address is not yet known, instructions are continuously fetched in a known manner until the branch is resolved and the actual address is known. Therefore, the branch prediction signal and the branch resolution signal do not teach or suggest a first sequence signal that indicates the current address may not be sequential to the previous address."

"Referring to Fig.2C of Kromer, VALID +.5 is negated for I4; i.e., the current address, which clearly is sequential to the previous address I3. Therefore, when negated, VALID +.5 does not indicate that the current address is not sequential to the previous address that was an instruction address. Furthermore, it is not true that 'for as long as the instruction addresses are sequential signal VALID +.5 is high.'"

"unlike the examiner's assertions, the VALID +.5 signal is used to indicate when an instruction is a valid instruction needing decoding or not and does not indicate whether a branch has been

encountered or not. Therefore, I4, which in this example represents a jump address, is only one example of an invalid instruction, as denoted by VALID +.5."

"...none of the cited references provide any motivation for generating multiple signals with respect to the same current address."

37. These arguments are not found persuasive for the following reasons:

a) It should be realized, first of all, that applicant claims a current address and a previous address.

Applicant has not established within the claim, the exact relationship between the two. For instance, if the current address is 100, then any address between 0-99 is a previous address (so the relationship may be a value relationship). Also, a previous address could be any address that is encountered before 100 (a time relationship). For instance, if the order of addresses is 1000, 2000, 3000, 90, 99, 100, then not only is 99 a previous address, but so is 1000, 2000, 3000, and 90.

b) Regarding the first argument above, **the current address is defined as the correct address at which instructions must be fetched from after the branch instruction.** In regards to Hennessy and branch prediction, a current address will be predicted upon encountering a branch instruction. For a not-taken prediction, the current address is sequential to the branch instruction address. However, when the branch is finally resolved, if the branch was mispredicted, then in actuality, the current address is not sequential to the branch instruction address, and the current address must be corrected to be the branch target address. The branch target address is the current address because this is the correct address at which instructions must be fetched from after the branch instruction, which is what the current address has been defined as above (the instructions fetched between the time when the branch was predicted and a misprediction was detected are ignored or flushed). So, it can be seen that the corrected address is ultimately the current address.

c) Regarding the second argument, since the first signal is merely a prediction as to what the current address will be, the current address may not be sequential to the previous address.

Again, it should be realized that the current address is the actual address from which instructions must be fetched after the branch instruction. For further clarification, the predicted address is not the current address. The current address is unknown until after the branch is resolved. This interpretation is possible because applicant does not claim how the two addresses are related time-wise. For instance, a branch target address is considered a current address. However, every address before it (time-wise), would be a previous address (not just the address immediately preceding the current address).

d) Regarding the third argument, in the case of Kromer, the current address is 80 (Fig.2A and Fig.2C) while the previous address is 4. Note above that applicant has failed to define the previous address and current addresses as having no addresses in between them. That is, any address prior to current address 80 is a previous address. In Fig.2C, and in the explanation given by Kromer, when VALID +.5 goes low, the branch target address is detected. This branch address is the current address. In addition, when the VALID +.5 signal goes low, in the described scenario in Kromer, it indicates a change in program flow (a branch target address is encountered). Therefore, when the signal is low, addresses, in this instance, are not sequential. On the other hand, when the addresses are sequential, VALID +.5 remains high (in this scenario).

e) Regarding the fourth argument above, although applicant is correct in saying the VALID +.5 signal indicates the need not to decode an instruction, in this situation (Fig.2), the signal is also indirectly indicating a change in program flow. Every time a branch instruction such as the one



Art Unit: 2183

shown in Fig.3 is encountered, the VALID +.5 signal will go low, and the addresses will not be sequential. In essence, whenever a branch instruction is encountered, the VALID +.5 signal signifies that the branch target address (current address) has been encountered. Therefore, VALID +.5 is indicative of a non-sequential address it goes low in sync with encountering a branch target address, and the branch target address represents non-sequential addressing. Consequently, it can be viewed as an indirect indicator of non-sequential addressing.

f) Regarding the fifth argument, the examiner asserts that each of the rejections are based on the current address being the address at which instructions must be fetched after the branch.

Therefore, the signals are generated with respect to the same address.

38. On page 13 of the remarks, applicant states that the arguments applied to claim 1 also apply to claim 3. Therefore, the examiner responds in a fashion similar to the response above for claim 1.

39. On pages 13-14 of the remarks, applicant argues the rejection of claims 10-12 in a fashion similar to that of claim 1. Therefore, the examiner responds in a fashion similar to the response above for claim 1.

40. Applicant argues the novelty/rejection of claims 13-17 on page 14 of the remarks, in substance that:

"...the examiner states that Oh's LATCH signal teaches the first sequence signal of claim 1 because it indicates that the current address may not be sequential to the previous address. Therefore, the examiner has denoted that the latched address (the beginning address of a burst) is the current address, and the fact that LATCH was asserted to bring in a beginning address, this address may be sequential to the previous address."

41. These arguments are not found persuasive for the following reasons:

Art Unit: 2183

a) Regarding the first argument, the examiner never concluded that the latched address is the current address. Instead, the examiner showed that the LATCH signal is used to denote the beginning of a burst cycle. See column 3, lines 38-39, of Oh. In addition, in the rejection of claim 13, the examiner stated that the current address is "some address generated during burst mode" (it doesn't have to be the first (latched) address). Therefore, the rejection of claim 13 points out the fact that a current address may be sequential to a previous address during burst mode. And, burst mode is indicated by the LATCH signal. Therefore, the LATCH signal indicates that a current address, at some time T, may be sequential to a previous address at time T-X (where X does not have to be a single cycle).

b) Applicant continued to argue, on page 15 of the remarks, that the prior art gives no indication of the relation of the current address to the previous address. The examiner asserts that the applicant has claimed no relation either (other than one is a previous and one is a current address). In Oh, the current address is any address (in the example given in the rejection, the current address is any address generated in burst mode). A previous address is any address which precedes the current address. The second signal, when set to indicate sequential addressing, clearly indicates that a current address is sequential to the previous address. In fact, it indicates, that all addresses generated during burst mode will be sequential (current will be sequential to previous, subsequent will be sequential to current, etc.). More specifically, the second signal, when asserted indicates sequential addressing and a property of sequential addressing is that all addresses are sequential.

c) Finally, applicant argues the use of Hennessy against claim 13 on pages 15-16 of the remarks. The examiner's response to the arguments for claim 1 also apply to the arguments of claim 13.

42. Applicant argues the novelty/rejection of claim 18 on page 17-18 of the remarks, in substance that:

“...the VALID +.5 signal cannot be relied upon to indicate the sequentiality of instructions because it is instead used to indicate whether the current instruction requires decoding. Therefore, unlike the examiner's assertions, the VALID +.5 signal is used to indicate when an instruction is a valid instruction needing decoding or not and does not indicate whether a branch has been encountered or not.”

43. These arguments are not found persuasive for the following reasons:

a) Looking at Fig.2A, Fig.2C, and Fig.3 of Kromer, it should be noted that the VALID +.5 signal stays high as long as “decodable” instructions are executed and a branch has not been encountered. However, once a branch has been encountered, the VALID +.5 signal goes low because the actual branch instruction (I3) is associated with a “non-decodable” instruction (I4) which specifies the target address. In essence, whenever a branch instruction is encountered, the VALID +.5 signal indicates that the branch target address (current address) has been encountered. Therefore, it can be viewed as an indirect indicator of non-sequential addressing. Applicant makes no mention of using this indication or what significance it has. As a result, the examiner asserts that the VALID +.5 signal does provide an indication of a branch target address being encountered, and consequently, it indirectly indicates if a current address is sequential to a previous address. Even if Kromer's indication doesn't serve the same purpose as applicant's indication, it is irrelevant, as Kromer's VALID +.5 signal is an indirect indication and applicant has only defined what the indication is, not what it is used for.

### *Conclusion*

44. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.


Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2183

DJH

David J. Huisman

June 3, 2004

  
EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100